首页> 外文OA文献 >Drop Test Reliability of Lead-free Chip Scale Packages
【2h】

Drop Test Reliability of Lead-free Chip Scale Packages

机译:无铅芯片级封装的跌落测试可靠性

代理获取
本网站仅为用户提供外文OA文献查询和代理获取服务,本网站没有原文。下单后我们将采用程序或人工为您竭诚获取高质量的原文,但由于OA文献来源多样且变更频繁,仍可能出现获取不到、文献不完整或与标题不符等情况,如果获取不到我们将提供退款服务。请知悉。
获取外文期刊封面目录资料

摘要

This paper presents the drop test reliability of 0.5 mm pitch lead-free chip scale packages (CSPs). Fifteen 0.5 mm pitch CSPs were assembled on a standard JEDEC drop reliability test board with Sn3.0Ag0.5Cu lead-free solder. Eight boards were edge-bonded with a UV-cured acrylic; eight boards were edge- bonded with a thermal-cured epoxy; and twelve boards were assembled without edge bonding. Half of the edge-bonded test boards were subjected to drop tests at a peak acceleration of 1500 G with a pulse duration of 0.5 ms, and the other half subjected to drop tests at a peak acceleration of 2900 G with a pulse duration of 0.3 ms. Half of the test boards without edge bonding were subjected to drop tests at a peak acceleration of 900 G with a pulse duration of 0.7 ms, and the other half subjected to drop tests at a peak acceleration of 1500 G with a pulse duration of 0.5 ms. Two drop test failure detection systems were used in this study to monitor the failure of solder joints: a high-speed resistance measurement system and a post-drop static resistance measurement system. The high-speed resistance measurement system, which has a scan frequency of 50 KHz and a 16-bit signal width, is able to detect intermittent failures during the short drop impact duration. Statistics of the number of drops to failure for the 15 component locations on each test board are reported. The effect of component position on drop test reliability is discussed. The test results show that the drop test performance of edge-bonded CSPs is five to eight times better than the CSPs without edge bonding. However, the drop test reliability of edge-bonded CSPs with the thermal-cured epoxy is different from that with edge-bonded CSPs with the UV-cured acrylic. The solder crack location and crack area are characterized with the dye penetrant method. The fracture surfaces are studied using scanning electron microscopy (SEM).
机译:本文介绍了0.5 mm间距无铅芯片级封装(CSP)的跌落测试可靠性。在标准的JEDEC跌落可靠性测试板上,用Sn3.0Ag0.5Cu无铅焊料组装了15个0.5 mm间距的CSP。用紫外线固化的丙烯酸将八块板边缘粘合;八块板用热固化环氧树脂边缘粘合;并组装了十二块没有边缘粘合的板。一半的边缘粘合测试板在1500 G的峰值加速度下以0.5毫秒的脉冲持续时间进行跌落测试,另一半在2900 G的峰值加速度下以0.3毫秒的脉冲持续时间进行跌落测试。 。没有边缘粘合的测试板的一半以900 G的峰值加速度以0.7毫秒的脉冲持续时间进行跌落测试,另一半以1500 G的峰值加速度以0.5毫秒的脉冲持续时间进行跌落测试。在这项研究中,使用了两个跌落测试故障检测系统来监视焊点的故障:高速电阻测量系统和跌落后静态电阻测量系统。高速电阻测量系统具有50 KHz的扫描频率和16位的信号宽度,能够在短暂的跌落冲击持续时间内检测到间歇性故障。报告每个测试板上15个组件位置的故障掉落次数统计信息。讨论了组件位置对跌落测试可靠性的影响。测试结果表明,边缘结合的CSP的跌落测试性能是没有边缘结合的CSP的五到八倍。但是,带有热固化环氧树脂的边缘粘结CSP的跌落测试可靠性不同于带有UV固化丙烯酸的边缘粘结CSP的跌落测试可靠性。焊锡裂纹的位置和裂纹的面积用染料渗透法来表征。使用扫描电子显微镜(SEM)研究断裂表面。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
代理获取

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号